



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 09/27/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/750,198	12/27/2000	Anil Vasudevan	042390.P9018	7014
75	90 09/27/2005		EXAM	INER
R. Alan Burnett			HUYNH, KIM T	
BLAKELY, SO	KOLOFF, TAYLOR & Z	ZAFMAN LLP		
7th Floor			ART UNIT	PAPER NUMBER
12400 Wilshire Boulevard			2112	
Los Angeles, C	CA 90025-1026		•	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/750,198	VASUDEVAN, AN	IIL			
Office Action Summary	Examiner	Art Unit				
	Kim T. Huynh	2112				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 20 J	'uly 2005.					
2a) ☐ This action is FINAL . 2b) ☒ This						
•	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 6-30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 6-30 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) ☐ The specification is objected to by the Examiner. 10) ☒ The drawing(s) filed on 29 December 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No 5) Notice of	Summary (PTO-413) o(s)/Mail Date Informal Patent Application (PTC	O-152)			
Paper No(s)/Mail Date 6) Other:						

P

Application/Control Number: 09/750,198 Page 2

Art Unit: 2112

DETAILED ACTION

Receipt Acknowledgement

1. Receipt is acknowledged of the request filed on 20th of July 2005 for a request for continued examination (RCE) under 37 CFR 1.114 based on the application No. 09/461,643, which the request is acceptable and an RCE has been established. Currently, claims 6-31 are pending in this application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 6-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Papa et al. (US Patent 6,324,608) in view of Eide et al. (US Patent 6,529,978) and further in view of Baum et al. (US Patent 6,456,632)

As per claim 6, Papa discloses a system comprising:

- A housing; and (fig.1, 101)
- A mainboard disposed within the housing to which memory and a first processor are connected, said mainboard providing a first network interface operatively coupled to the first processor having a first network port and a first network address; (col.4, line 66-col.5, line 10)

Art Unit: 2112

A first peripheral disposed within the housing; (col.5, lines 22-col.6, line
 65)

- A second network interface operatively coupled to the mainboard,
 providing a second network port and a second network address, the
 second network interface linked in communication with the first peripheral device; and (col.4, line 66-col.6, line 65)
- A communications link between the first and second network interfaces
 substantially disposed within the housing. (col.4, line 66-col.6, line 65)

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol to provide communication between the first processor and the first peripheral device. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

Furthermore, the modified of Papa discloses all the limitations as above except wherein the first and second network interfaces are both

Art Unit: 2112

coupled to insert data received from the processor and the first peripheral device, respectively, into the packetized messages prior to transmitting the data onto the communications link and to extract the data from the packetized messages received from the communications link prior to providing the data to the processor and the first peripheral device, respectively. However, Baum discloses a processor is provided and has input port and output ports with data links connected to the ports. The data link to the input port carries a stream of packetized data input which includes packets of different protocols. Packets of a selected protocol are removed from the stream by the processor and outputted via one of the output ports and links. (col.2, lines 42-57)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Baum's teaching into the modified Papa's system so as to improve protocol separation or segregation mechanism and methodology for raising the speed of operation of packet networks handling real time as well as data service. (col.1, lines 11-15)

As per claim 7, Papa discloses wherein the first network interface and the communications link comprise an Ethernet subnet. (col.2, lines 5-24), (col.3, lines 2-10)

As per claim 8, Papa discloses wherein the communication link comprises a network signal bus built into the mainboard. (col.5, lines 22-35)

As per claim 9, Papa discloses wherein the communications link comprises a token ring. (col.2, lines 5-24)

Art Unit: 2112

As per claim 10, Papa discloses wherein the second network interface is built into the first peripheral device; (col.3,lines 1-10), wherein interface inherently built-in into peripheral device to provide communication)

As per claim 11, Papa discloses wherein the second network interface is built into the mainboard. (col.3, lines 1-10)

As per claims 12, 26-27, Papa discloses wherein the peripheral device comprises one of a video subsystem, a memory subsystem, a disk controller and a modem. (col. 4, lines 1-7)

As per claim 13, Papa discloses wherein the mainboard further includes a second processor connected to a third network interface having a third network address and network port connected to the communication link. (col.4, line 66-col.6, line 65)

As per claims 14, 15, 17, Papa discloses a method for enabling communication between a peripheral device disposed within a computing machine having a processor and an application running on the processor, comprising:

- providing a network interface for each of the processor and the peripheral device; (col.4, line 66-col.6, line 65)
- providing a communication link between the network interfaces of the processor and the peripheral device; (col.3, lines 1-10), (col.4, line 66col.6, line 65)
- creating a network software socket for each of the processor and the peripheral device; (col.4, line 66-col.6, line 65)

Art Unit: 2112

stabling a connection between the processor and the peripheral device;
 and (col.4, line 66-col.6, line 65)

- generating messages with the application; (col.1, line 64-col.23)
- transferring the messages from the processor to the peripheral device
 within the messages over the communication link. (col.1, line 64-col.23)

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP inherently implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

Furthermore, the modified of Papa discloses all the limitations as above except separating data received at the network software socket for the processor into packetized messages including network transmission protocol information within the packetized message and extracting the data from the packetized messages received over the communication link at the peripheral

Art Unit: 2112

device. However, Baum discloses a processor is provided and has input port and output ports with data links connected to the ports. The data link to the input port carries a stream of packetized data input which includes packets of different protocols. Packets of a selected protocol are removed from the stream by the processor and outputted via one of the output ports and links. (col.2, lines 42-57)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Baum's teaching into the modified Papa's system so as to improve protocol separation or segregation mechanism and methodology for raising the speed of operation of packet networks handling real time as well as data service. (col.1, lines 11-15)

As per claim 16, Papa discloses the method further comprising applying security measures to determine if an application may connect to a particular peripheral device. (col.1, lines 64-67)

As per claim 18, Papa discloses wherein the communications link and the network interfaces comprise an internal Ethernet network. (col.2, lines 5-24)

As per claim 19, Papa discloses wherein the communications link and the network interfaces comprises an internal token ring network. (col.2, lines 5-24)

As per claim 20, Papa discloses the system further comprising:

A storage device on which software is stored, the software comprising machine instructions that are executable by the first processor that includes a socket application interface (API) that binds the address of the first peripheral

device to the second network port and a network interface abstraction layer that provides an abstracted interface that enables an application to communicate with the first peripheral device using a networking protocol. (col.3, lines 1-10), (col.3, line 53-col.4, line55)

As per claim 21, Papa discloses an apparatus, comprising:

- A housing;(fig.1, 101)
- A first processor disposed within the housing; (col.3, line 61-col.4, line 37)
- A first network interface coupled to the first processor, the first network interface having a first network address; (col.4, line 66-col.5, line 10, wherein multiple slots for multiple device implies different address for different interface)
- A peripheral device disposed within the housing; (col.4, line 66-col.5, line
 10)
- A second network interface coupled to the peripheral device and having a second network address; and (col.4, line 66-col.5, line 10)
- A network communication link disposed within the housing and (col.4, line 66-col.5, line 35)

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol to provide communication between the first network interface and the second network interface. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications

Art Unit: 2112

capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

Furthermore, the modified of Papa discloses all the limitations as above except wherein the first and second network interfaces are both coupled to insert data received from the processor and the first peripheral device, respectively, into the packetized messages prior to transmitting the data onto the communications link and to extract the data from the packetized messages received from the communications link prior to providing the data to the processor and the first peripheral device, respectively. However, Baum discloses a processor is provided and has input port and output ports with data links connected to the ports. The data link to the input port carries a stream of packetized data input which includes packets of different protocols. Packets of a selected protocol are removed from the stream by the processor and outputted via one of the output ports and links. (col.2, lines 42-57)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Baum's teaching into the

Art Unit: 2112

modified Papa's system so as to improve protocol separation or segregation mechanism and methodology for raising the speed of operation of packet networks handling real time as well as data service. (col.1, lines 11-15)

As per claim 22, Papa discloses wherein a software application executable by the first processor communicates with the peripheral device via a connection over the network communication link associating the first network address with the second network address. (col.4, line 66-col.6, line 65)

As per claim 23, Papa discloses wherein the first network interface includes a first port address in addition to the first network address to create a first software socket for communicating with the processor and wherein the second network interface includes a second port address in addition to the second network address to create a second software socket for communicating with the peripheral device. (col.4, line 66-col.6, line 65)

As per claim 25, Papa discloses wherein the second network interface comprises a build-in network interface included within the peripheral device. (col.4, line 66-col.6, line 65)

As per claim 28, Papa discloses wherein the peripheral device comprises an external network interface to couple to an external network external to the housing. (fig.2, wherein canister a couple canister b via pc bus 214 implies external housing), (col.4, lines 43-55)

As per claim 29, Papa discloses wherein the external network interface includes a network address translation("NAT") device to translate network addresses

Application/Control Number: 09/750,198 Page 11

Art Unit: 2112

between the external network and the network communication link. (col.3, lines 1-10)

As per claim 30, Papa discloses the apparatus further comprising:

 A second processor disposed within the housing; and (col.4, line 66-col.5, line 10)

 A third network interface coupled to the second processor and to the network communication link, the third network interface having a third network address to communicate with the peripheral device via the network communication link. (col.4, line 66-col.6, line 65)

Response to Amendment

4. Applicant's amendment filed on 7/20/05 have been fully considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (571)272-3635 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 9.00AM- 6:00PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached at (571)272-3676 or via e-mail addressed to [rehana.perveen@uspto.gov].

The fax phone numbers for the organization where this application or proceeding is assigned are (571)273-8300 for regular communications and After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-2100.

Kim Huynh

September 22, 2005

Where Dones

Khanh Dang Primary Examiner